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I. INTRODUCTION
T HE hybrid superconductor-semiconductor-superconductor (S-Sm-S) structures have been proposed to be the building blocks of the next generation of quantum computers, after the purported detection of exotic Majorana particles with zero electrical charges at the interface of S-Sm junctions [1] - [3] . However, there still is a fundamental technological problem in the (i) fabrication of highly transparent interfaces between superconductors and semiconductors and (ii) scaling the number of junctions up in a single chip to realize a quantum device applicable for quantum technology [4] - [7] . In this regard, we have recently demonstrated hybrid Josephson junctions with highly transparent interfaces between the superconducting Niobium (Nb) and semiconducting In 0.75 Ga 0.25 As two-dimensional electron gas (2DEG) contacts. The circuit and Josephson junctions were fabricated by photolithography [4] , [5] . The devices were measured in a dilution fridge and the induced superconductivity was observed at temperatures T ࣘ 400 mK. In this paper, we report on a different approach to fabricate the hybrid Nb-In 0.75 Ga 0.25 As-Nb Josephson junctions. E-beam, photo-lithography and wet-etching were used to fabricate the hybrid quantum circuits. To form the Josephson junctions, two irregular pentagons of width w = 3 μm were patterned facing each other as two superconducting leads. The distance between the two leads is L = 550 nm at the shortest path. We found that it is possible to observe the induced superconductivity in In 0.75 Ga 0.25 As quantum well at higher temperature ranges, between T = 300 mK and 1 K.
II. HYBRID S-SM-S JOSEPHSON JUNCTION FABRICATION

A. Semiconducting Heterojunction Fabrication
The In 0.75 Ga 0.25 As/In 0.75 Al 0.25 As/GaAs quantum wells used in this study were grown by molecular beam epitaxy (MBE) mounted on 500 μm semi-insulating (001) indium free GaAs substrates [8] . The layer thickness and the sequence of distinct layers are shown in Fig. 1 . Arsenic dimers (As 2 ) are used to reduce antisite defects at the low growth temperatures. To improve the electron mobility in this structure, three growth parameters, substrate temperature (T s ), arsenic over pressure (P As2 ) and Si modulation doping level (N Si ) were set. At the start of the graded buffer layer growth, T s was adjusted. Following oxide elimination, the GaAs/AlAs/GaAs (50/75/250 nm) buffer layer was grown at T = 580
• C. Before growing the step-graded buffer (SGB) layer (a 1300 nm InAlAs), the substrate temperature was ramped down for 20 min. The SGB layer then was grown at starting substrate temperatures of T = 416, 390, 360, 341, 331 and 337
• C [8] . Since the substrate becomes more absorbing during growth, the quantum wells (30 nm thick In 0.75 Ga 0.25 As 2DEG) were grown at slightly higher substrate temperatures. To change the indium composition in the structure, at the start of each layer in 1051-8223 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. the SGB sequence, the temperature of the aluminum cell was reduced while the temperature of the indium cell was increased [8] .
Throughout the structure, the nominal growth rate was kept uniform. Before growing the 75% InAlAs buffer layer, growth was interrupted (to stabilise the indium cell). To avoid impurity accumulation, because of growth interruption, a further 250 nm InAlAs layer was grown. This separates the impurities from the conduction channel. The 2DEG quantum well was covered by a 60 nm In 0.75 Al 0.25 As spacer.
To ensure conductance in the dark, the wafers were modulation doped (15 nm of n-type In 0.75 Al 0.25 As). The modulation doping concentration was controlled by altering the silicon cell temperature. Finally, a 40 nm In 0.75 Al 0.25 As layer was grown followed by a 2 nm InGaAs cap layer.
Shubnikov-de Haas oscillations and Hall effect measurements were performed at 1.5 K to obtain an electron density n s = 2.24 × 10 11 (cm −2 ) and mobility μ e = 2.5 × 10 5 (cm 2 /Vs) in the dark and n s = 2.28 × 10 11 (cm −2 ) and μ e = 2.58 × 10 5 (cm 2 /Vs) after illumination.
B. On-Chip Hybrid Circuits Fabrication
Eight planar and symmetric Josephson junctions were patterned and fabricated on a single In 0.75 Ga 0.25 As/In 0.75 Al 0.25 As/GaAs chip by wet etching and e-beam processing. In this study we report the experimental results of one junction. Results for other devices, including the statistics and quantum yield will be discussed elsewhere. To make the hybrid junctions, first a mesa structure (the area between two blue lines shown in Fig. 2 ) was fabricated by wetetch, to make the active region. The DEKTAK surface profiler was used to measure the mesa depth of ∼150 nm. AuGeNi alloy was then used to make ohmic contacts which were placed 100 μm away from the junctions to prevent the influence of the normal electrons on the NbIn 0.75 Ga 0.25 As quantum well interfaces. Nb superconducting contacts to the 2DEG were made by creation of a ∼140 nm deep trench on the active region by wet-etch. A ∼130 nm thick Nb film was deposited by DC magnetron sputtering in Ar plasma to form Nb-In 0.75 Ga 0.25 As-Nb Josephson junctions. The junction has a width of w = 3 μm and length of L = 550 nm (at the shortest path).
The schematic view of one junction consisting of two irregular pentagonal shape superconducting leads is shown in Fig. 2(b) . At the last stage, a 10/50 nm thick Ti/Au layers was evaporated for electrical measurement purposes. Fig. 2(c) is a sketch of the Nb-InGaAs-Nb junction with L = 550 nm at the shortest path. The sample was diced and glued by using the GE varnish or silver epoxy onto a standard leadless chip carrier (LCC). To bond the ohmic contacts to the carrier pads, the gold-ball thermosonic bonder with a gold thread was used.
III. EXPERIMENTAL RESULTS
A. Electrical Circuit for Josephson Junction Measurements
The quantum transport measurements were carried out in a 3 He cryostat with a base temperature of 290 mK and magnetic field up to 10 T. The junctions were measured using a twoterminal lock-in method by superimposing a small ac-signal at the frequency 70 Hz and amplitude 5 μV (from a lock-in amplifier) to the junction while the dc-bias voltage was supplied from National Instrument isolated analog output modules).
A current pre-amplifier with a gain of 10 6 A/V was used to convert the measured current into a voltage which was read by a Stanford SR830 or 7265 DSP lock-in amplifier.
To block the dc offset voltage of the pre-amplifier, and to eliminate the noise, a low path filter was used.
B. Effect of Temperature on Induced Superconductivity
The differential resistance dV/dI versus source-drain voltage V SD bias curves of the Josephson junction at temperature ranges between T = 0.3 and 1.5 K are plotted in Fig. 3 . At low enough temperatures, an excess current I exc flows through the junctions because of electron-and hole-like quasiparticles correlations (Andreev reflections [9] ) and reflection-less tunneling below the junction's T c and for voltage biases within the Nb superconducting gap.
The dV /dI (V SD ) value is reduced in the gap region and a Ushape dip (a hard-induced superconducting gap was observed [4] , [5] .
The junction is ballistic and the distance (shortest path) between the two Nb electrodes is 550 nm which is an order of magnitude shorter than the corresponding elastic mean free path e = e −1 μ e √ 2πn s ≈ 2 μm. Here, n s and μ e are electron density and mobility of 2DEG, respectively.
In this experiment, the induced superconducting gap in the In 0.75 Ga 0.25 As quantum well was observed at magnetic field B = 0 and at temperatures between T = 300 mK and 1 K. This indicates that, due to the higher critical temperature of the Nb based devices (∼9 K) than commonly used Al based junctions [3] , the induced superconductivity in Nb-In 0.75 Ga 0.25 As devices can even be observed at temperatures above the dilution fridge temperature requirements, by improving the fabrication techniques and/or by shortening the junction length to less than 0.6 μm.
The subharmonic gap structures, because of multiple Andreev reflections at the Nb-In 0.75 Ga 0.25 As interfaces, observed in our previous studies [4] , [5] on long Nb-In 0.75 Ga 0.25 As-Nb Josephson junctions, were not observed in this experiment. The reason could be the difference in the design and fabrication processes of the junctions. Further studies are required to fully understand this.
C. Effect of Magnetic Field on Induced Superconductivity
The plot of the dV/dI as a function of applied perpendicular magnetic field B at T = 300 mK is shown in Fig. 4 . Two symmetric peaks in the dV/dI vs. source-drain voltage V SD bias are observed at B = 0 T and T = 300 mK. From these peaks at B = 0 T and T = 300 mK, we estimate the induced gap Δ ind = 0.65 meV using the relation Δ = eV SD . The Δ ind obtained here is about half of the value of high quality bulk Nb [10] . The separation of the peaks of the induced superconducting gap, reduces with increasing magnetic field B, the position of the peaks shifts toward zero bias with further increase of the applied magnetic field B and the peaks disappear near B 50 mT. However, a dip in the dV/dI curve (V-shape) is still seen at higher magnetic fields B up to 1 T. This dip is attributed to coherent multiple Andreev and normal reflections at the In 0.75 Ga 0.25 AsNb interfaces. Fig. 5 shows the dV/dI dip at V SD = 0 V as a function of temperature (red graph/circles) and magnetic fields B (blue graph/circles). The gray lines are for guide. It can be inferred that the dV/dI dip increases with increasing temperature and magnetic field B. Nb is a type II superconductor with an upper critical field of H c2 (4.2) ∼ 0.9 T [11] , [12] . The increase of the dV/dI dip stops when the applied magnetic field B is larger than H c2 .
D. Evolution of the Induced Superconductivity as a Function of Temperature and Magnetic field
IV. CONCLUSION
We have experimentally demonstrated a superconductingsemiconducting hybrid circuit consisting of eight planar and ballistic Nb-In 0.75 Ga 0.25 As-Nb Josephson junctions. The ebeam and photo-lithography processes were used to fabricate the hybrid circuit and scale up the number of Josephson junctions on the InGaAs chip. The temperature and magnetic field B dependencies of the induced superconducting gap were studied experimentally. In contrast to the long hybrid junctions made by photolithography processing, here, we could observe induced superconductivity in In 0.75 Ga 0.25 As quantum wells at higher temperature ranges, between temperatures of T = 0.3 and 1 K ( 3 He cryostat temperature range). Our results suggest that hybrid circuits based on Nb and In 0.75 Ga 0.25 As are promising platforms for scalable quantum processing and computing.
